

Asynchronous TAM16 Core IP

Version 1.2 - 21/04/2008

Tiempo clockless 16-bit microcontroller core – TAM16 offers a complete instruction set with adapted software development kit for ultra-low power applications. This IP is designed in Tiempo fully asynchronous and delay insensitive technology that allows ultra-low power consumption, ultra-low noise, ultra-low EMI, as well as robustness against attacks by power analysis & fault injection:

Blocks included

in TIEMPO TAM16

Blocks from third-

party IP providers (i.e. memories)

Core IP

Applications

Targeted applications are ultra-low power chips for embedded electronics, e.g. power management chips, sensor networks, metering devices, RFID, smartcards, but also chips that must operate with low electromagnetic emissions, e.g. electronics for the automotive and the medical industries.



Tiempo TAM16 architecture



Key benefits

- Ultra low power consumption: low energy (divide by 4 to 5), low current peaks (divided by 10 to 15)
- Ultra low noise, ultra low electromagnetic emission (EMI/EMC)
- Easy-programmable, fast and energy-efficient interrupt management
 & peripheral communications
- Fast wake-up time (< 5 ns), immediate sleep-mode
- High robustness against any PVT (process, voltage, temperature) variation
- High robustness against attacks by power analysis and fault injections (for secured applications)

Key features

- 16-bit microcontroller core with power-efficient instruction set,
- Software development kit (with assembler, linker, instruction set simulator and debugger),
- Embedded peripherals including:
 - 1 UART
 - 3 Cascadable Timers
 - Interrupt Controller for vectorized interrupt handling
 - 16-bit Programmable Input/Output (PIO)
 - Boot pins for boot configurations
- Two memory interfaces:
 - An interface for third-party standard ROM and RAM, with memory redundancy module to replace faulty RAM pages
 - An interface for the peripheral memory space, allowing for synchronized and nonsynchronized communications
- Fully asynchronous (no clock) and delay insensitive (functional correctness guaranteed regardless of any actual delay in internal gates and wires)
- Available as Verilog netlist¹ ready for P&R (silicon-proven netlist)
- As an option: Verilog netlist¹ secured against attacks by power analysis and fault injection
- As an option: Verilog netlist¹ strengthened for ultra low noise, ultra low EMI

¹ Please contact Tiempo for available libraries and technologies

Tiempo TAM16 chip



Silicon-proven

Designed and processed in a general-purpose CMOS 130 nm technology, Tiempo TAM16 chip instantiates TAM16 Core IP and third-party 16 KB RAM and 1 KB ROM (that includes a 412-instruction BIST).

This chip was fully operational at first run and with expected power performances:

- ultra-low power consumption: < 40 µA per MIPS
 - low voltage: 0.7 V

For more information, please contact Tiempo at:



110 rue Blaise Pascal | Inovallée | 38330 Montbonnot Saint-Martin | France T : +33 4 76 61 10 00 | F : +33 4 76 44 19 69 | Email : sales@tiempo-ic.com www.tiempo-ic.com